

SPECIFICATIONS

PXIe-5111

PXIe, 350 MHz, 3 GS/s, 8-bit PXI Oscilloscope

These specifications apply to the PXIe-5111 with 64 MB and 512 MB of memory.

Contents

| | |
|---|----|
| Definitions..... | 2 |
| Conditions..... | 2 |
| Vertical..... | 3 |
| Analog Input..... | 3 |
| Impedance and Coupling..... | 3 |
| Voltage Levels..... | 3 |
| Accuracy..... | 4 |
| Bandwidth and Transient Response..... | 5 |
| Spectral Characteristics..... | 7 |
| Horizontal..... | 8 |
| Sample Clock..... | 8 |
| Phase-Locked Loop (PLL) Reference Clock..... | 9 |
| Triggers..... | 9 |
| Analog Trigger..... | 9 |
| Digital Trigger..... | 10 |
| Programmable Function Interface (PFI)..... | 10 |
| Probe Compensation..... | 11 |
| CableSense..... | 11 |
| Waveform Memory..... | 12 |
| Calibration..... | 12 |
| External Calibration..... | 12 |
| Self-Calibration..... | 13 |
| Calibration Specifications..... | 13 |
| Software..... | 13 |
| Driver Software..... | 13 |
| Application Software..... | 13 |
| Interactive Soft Front Panel and Configuration..... | 13 |
| Synchronization..... | 14 |
| Synchronization with the NI-TCI API..... | 14 |
| Power..... | 15 |
| Physical..... | 15 |
| Bus Interface..... | 15 |
| Environmental Characteristics..... | 15 |
| Product Certifications and Declarations..... | 16 |

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty. Warranted specifications account for measurement uncertainties, temperature drift, and aging. Warranted specifications are ensured by design or verified during production and calibration.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- *Typical* specifications describe the performance met by a majority of models.
- *Nominal* specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- *Measured* specifications describe the measured performance of a representative model.

Specifications are *Nominal* unless otherwise noted.

Conditions

Specifications are valid under the following conditions unless otherwise noted.

- All vertical ranges, bandwidths, and bandwidth limiting filters
- Sample rate set to 1.5 GS/s or 3.0 GS/s
- Onboard sample clock locked to PXI_Clk100 reference clock
- 15-minute warm-up time at ambient temperature
- Chassis configured:¹
 - PXI Express chassis fan speed set to HIGH
 - Foam fan filters removed if present
 - Empty slots contain PXI chassis slot blockers and filler panels

Warranted specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature range of 0 °C to 55 °C
- Altitude $\leq 2,000$ m
- Calibration cycle maintained
- Self-calibration run after:
 - Warm-up time has elapsed
 - Module has been power cycled
 - PC or controller has been restarted or wakes from sleep or hibernation modes
- External calibration performed at 23 °C ± 3 °C

¹ For more information about cooling, refer to the *Maintain Forced-Air Cooling Note to Users* available at ni.com/manuals.

Typical specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature range of 0 °C to 55 °C
- Altitude $\leq 2,000$ m

Vertical

Analog Input

| | |
|--------------------|------------------------------|
| Number of channels | Two (simultaneously sampled) |
| Input type | Referenced single-ended |
| Connectors | BNC, ground referenced |

Impedance and Coupling

| | |
|-----------------------------------|---|
| Input impedance | 50 Ω $\pm 1.5\%$, typical 1 M Ω $\pm 1.0\%$, typical |
| Input capacitance (1 M Ω) | 15.4 pF |
| Input coupling | AC DC |

Voltage Levels

Table 1. Full-Scale (FS) Input Range and Vertical Offset Range

| Input Range (V_{pk-pk}) | Vertical Offset Range | |
|-----------------------------|-----------------------|--------------|
| | 50 Ω | 1 M Ω |
| 0.04 V | ± 5 V | |
| 0.1 V | ± 5 V | |
| 0.2 V | ± 5 V | |
| 0.4 V | ± 5 V | |
| 1 V | ± 5 V | ± 20 V |
| 2 V | ± 5 V | ± 20 V |
| 4 V | ± 5 V | ± 20 V |
| 10 V | ± 2 V | ± 100 V |

Table 1. Full-Scale (FS) Input Range and Vertical Offset Range (Continued)

| Input Range (V_{pk-pk}) | Vertical Offset Range | |
|-----------------------------|-----------------------|--------------|
| | 50 Ω | 1 M Ω |
| 20 V | — | ± 100 V |
| 40 V | — | ± 100 V |

Maximum input overload

50 Ω

$|Peaks| \leq 7$ V

1 M Ω^2

$|Peaks| \leq 250$ V DC



Notice Signals exceeding the maximum input overload may cause damage to the device.

Accuracy

Resolution

8 bits

DC accuracy³

50 Ω

Input range: 0.04 V

$\pm[(2\% \times |Reading - Vertical Offset|) + (0.4\% \times |Vertical Offset|) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, typical

Input range: 0.1 V to 4 V

$\pm[(2\% \times |Reading - Vertical Offset|) + (0.4\% \times |Vertical Offset|) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, warranted

Input range: 10 V

$\pm[(2\% \times |Reading - Vertical Offset|) + (1.1\% \times |Vertical Offset|) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, warranted

² Derate above 250 kHz at 20 dB/dec until 2.5 MHz, then derate at 5 dB/dec.

³ Within ± 5 °C of self-calibration temperature.

1 M Ω

| | |
|------------------------------------|---|
| Input range: 0.04 V | $\pm[(2\% \times Reading - Vertical Offset) + (0.4\% \times Vertical Offset) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, typical |
| Input range: 0.1 V to 20 V | $\pm[(2\% \times Reading - Vertical Offset) + (0.4\% \times Vertical Offset) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, warranted |
| Input range: 40 V | $\pm[(2\% \times Reading - Vertical Offset) + (1.1\% \times Vertical Offset) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, warranted |
| DC drift ⁴ | $\pm[(0.2\% \times Reading - Vertical Offset) + (0.004\% \times Vertical Offset) + (0.013\% \text{ of FS})]$ per °C |
| AC amplitude accuracy ³ | $\pm 0.25 \text{ dB}$ at 50 kHz |
| AC amplitude drift ⁴ | $\pm 0.0026 \text{ dB}$ per °C at 50 kHz |

Crosstalk

Crosstalk⁵

| | |
|---|--------------------|
| Input frequency: $\leq 200 \text{ MHz}$ | $< -60 \text{ dB}$ |
| Input frequency: 200 MHz to 350 MHz | $< -50 \text{ dB}$ |

Bandwidth and Transient Response

Bandwidth (-3 dB)⁶

| | |
|---------------------------|--|
| 50 Ω ⁷ | 325 MHz, warranted 350 MHz, typical |
| 1 M Ω ⁸ | 350 MHz, typical |

⁴ Used to calculate errors when the onboard temperature changes more than $\pm 5 \text{ }^\circ\text{C}$ from the self-calibration temperature.


⁵ Measured on one channel with test signal applied to another channel and the same range setting on both channels. For 1 M Ω path, specifications are valid for input ranges $\leq 10 \text{ V}$ (V_{pk-pk}).

⁶ Normalized to 50 kHz.

⁷ For input ranges $\leq 4 \text{ V}$ (V_{pk-pk}) and temperature $0 \text{ }^\circ\text{C}$ to $30 \text{ }^\circ\text{C}$.

⁸ When used with the NI SP500X passive probe.


Figure 1. 50 Ω Full Bandwidth Frequency Response, 3 GS/s, 1 V_{pk-pk}, Measured⁶



Bandwidth-limiting filter

20 MHz noise filter

Figure 2. 50 Ω 20 MHz Filter Frequency Response, 3 GS/s, 1 V_{pk-pk}, Measured⁶



AC-coupling cutoff (-3 dB)

10 Hz

Figure 3. Step Response, 50 Ω , 1 V_{pk-pk}, 500 ps Rising Edge, Measured





Figure 4. Step Response, 1 M Ω , 1 V_{pk-pk}, 500 ps Rising Edge, Measured



Spectral Characteristics⁹

Spurious-free dynamic range (SFDR)¹⁰ -45 dBc

⁹ Excludes ADC interleaving spurs.

¹⁰ Input frequencies <100 MHz, input range ≤ 4 V_{pk-pk}, -1 dBFS input signal. Includes second through fifth harmonics.

Table 2. Effective Number of Bits (ENOB)¹¹

| Input Range (V_{pk-pk}) | Filters | |
|-----------------------------|-----------------------|---|
| | 20 MHz filter enabled | Full bandwidth (Input Frequency <100 MHz) |
| 0.1 V to 4 V | 7.3 | 6.7 |
| 0.04 V | 6.7 | 6.1 |

Total harmonic distortion (THD)¹⁰ -45 dBc

Noise

RMS noise¹²

| | |
|------------------|-------------|
| 0.04 V_{pk-pk} | 0.45% of FS |
| All other ranges | 0.25% of FS |

Horizontal

Sample Clock

| | |
|---|-------------------------------------|
| Source | Onboard clock (internal oscillator) |
| Sample rate range, real time ¹³ | 22.89 kS/s to 1.5 GS/s |
| Sample rate, time-interleaved sampling (TIS) mode ¹⁴ | 3.0 GS/s |
| Timebase frequency | 1.5 GHz |
| Timebase accuracy ¹⁵ | ±50 ppm |
| Sample clock jitter ¹⁶ | 1.1 ps RMS |

¹¹ Input frequencies <100 MHz. -1 dBFS input signal corrected to FS. 1 kHz resolution bandwidth.

¹² Applies to all filter settings and input modes. Verified using a 50 Ω terminator connected to input.

¹³ Divide by n decimation from 1.5 GS/s. For more information on the sample clock and decimation, refer to the *NI High-Speed Digitizers Help*.

¹⁴ Single channel only.

¹⁵ Phase-locked to onboard clock. The default clock is PXI_Clk100. Refer to your chassis specifications for the timebase accuracy of PXI_Clk100.

¹⁶ Integrated from 100 Hz to 10 MHz. Includes the effects of converter aperture uncertainty and the clock circuitry jitter. Excludes trigger jitter.

Phase-Locked Loop (PLL) Reference Clock

Sources

| | |
|----------------------|-------------------------------------|
| Internal | Onboard clock (internal oscillator) |
| External | PXI_Clk100 (backplane connector) |
| Duty cycle tolerance | 45% to 55%, typical |

Triggers

| | |
|-----------------------|---|
| Supported triggers | Reference (Stop) Trigger Reference (Arm) Trigger Start Trigger (Acquisition Arm) Advance Trigger |
| Trigger types | Edge Glitch Hysteresis Runt Width Window Digital Immediate Software |
| Trigger sources | CH 0 CH 1 PFI <0..3> PXI_Trig <0..7> |
| Minimum dead time | |
| Interpolator enabled | 400 ns |
| Interpolator disabled | 400 ns |
| Trigger delay | 0 to 7.51×10^{14} ns $[(2^{51} - 1) * \textit{Sample Clock Period}]$ |
| Holdoff | Dead time to 6.15×10^{18} ns $[(2^{64} - 1) * \textit{Sample Clock Period}]$ |

Analog Trigger

| | |
|---------|--------------|
| Sources | CH 0 CH 1 |
|---------|--------------|

Table 3. Analog Trigger Time Resolution

| Interpolator Status | Time Resolution | |
|---------------------|-----------------|--------------|
| | TIS Enabled | TIS Disabled |
| Enabled | 0.326 ps | 0.651 ps |
| Disabled | 0.333 ns | 0.667 ns |

Trigger filters

| | |
|--|----------------------------|
| Low frequency (LF) reject | 100 kHz |
| High frequency (HF) reject | 100 kHz |
| Minimum threshold duration ¹⁷ | <i>Sample clock period</i> |

Digital Trigger

| | |
|---------|---|
| Sources | PFI <0..3> (front panel HD-BNC connectors) PXI_Trig <0..7> (backplane connector) |
|---------|---|

Time resolution

| | |
|----------|----------|
| PFI | 1.333 ns |
| PXI_Trig | 5.333 ns |

Programmable Function Interface (PFI)

| | |
|------------|--|
| Connectors | PFI <0..3> (front panel HD-BNC connectors) |
|------------|--|

| | |
|-----------|---------------------------|
| Direction | Bidirectional per channel |
|-----------|---------------------------|

As an input (trigger)

| | |
|-------------------------|---|
| Destinations | Start Trigger (Acquisition Arm) Reference (Stop) Trigger Reference (Arm) Trigger Advance Trigger |
| Input impedance | 49.9 kΩ |
| V _{IH} | 2 V, typical |
| V _{IL} | 0.8 V, typical |
| Recommended input range | 0 V to 3.3 V |
| Maximum input overload | +5 V tolerant |
| Minimum pulse width | 10 ns |

¹⁷ Data must exceed each corresponding trigger threshold for at least this minimum duration to ensure analog triggering.

As an output (event)

| | |
|-----------------------|---|
| Sources | Ready for Start Start Trigger (Acquisition Arm) Ready for Reference Reference (Stop) Trigger End of Record Ready for Advance Advance Trigger Done (End of Acquisition) |
| Output impedance | 50 Ω |
| Logic type | 3.3 V CMOS |
| Maximum current drive | 12 mA |
| Maximum frequency | 50 MHz |
| Minimum pulse width | 10 ns |

Probe Compensation

| | |
|------------------------------|--|
| Connectors | Probe compensation terminal Ground terminal |
| Output voltage ¹⁸ | 0 V to 5 V |
| Maximum overload voltage | 25 V DC |

CableSense

| | |
|--|--------|
| CableSense pulse voltage ¹⁹ | 0.4 V |
| CableSense pulse rise time ²⁰ | 1.6 ns |

Driver support for CableSense on the PXIe-5111 was first available in NI-SCOPE 18.7.

Related Information

For more information about CableSense technology, refer to ni.com/cablesense.

¹⁸ 1 kHz, 50% duty cycle square wave.

¹⁹ When measured with a high-impedance device.

²⁰ When sourcing into a 50 Ω cable or load.

Waveform Memory

| | |
|---|-------------------------------------|
| Available onboard memory sizes ²¹ | 64 MB 512 MB |
| Minimum record length | 1 sample |
| Number of samples | |
| Pretrigger | 0 up to (<i>Record Length</i> - 1) |
| Posttrigger | 0 up to <i>Record Length</i> |
| Maximum number of records in onboard memory ²² | 100,000 |

Table 4. Examples of Allocated Onboard Memory per Record, 512 MB Option

| Channels | Bytes per Sample | Maximum Records per Channel | Record Length | Allocated Onboard Memory per Record |
|----------|------------------|-----------------------------|---------------|-------------------------------------|
| 1 | 1 | 100,000 | 1 | 192 |
| 1 | 1 | 100,000 | 1,000 | 1,200 |
| 1 | 1 | 52,758 | 10,000 | 10,176 |
| 1 | 1 | 1 | 536,870,784 | 536,870,976 |
| 2 | 1 | 100,000 | 1 | 192 |
| 2 | 1 | 100,000 | 1,000 | 2,208 |
| 2 | 1 | 26,630 | 10,000 | 20,160 |
| 2 | 1 | 1 | 268,435,392 | 536,870,976 |

Calibration

External Calibration

External calibration corrects the onboard references for gain and offset errors used in self-calibration and adjusts the compensation attenuator. All calibration constants are stored in nonvolatile memory.

²¹ Onboard memory is shared among all enabled channels.

²² For 512 MB option. You can exceed this value if you fetch records while acquiring data. For more information, refer to the **Enable Records > Memory** property in the *NI High-Speed Digitizers Help* at ni.com/manuals.

Self-Calibration

Self-calibration is done on software command. The calibration corrects for gain, offset, interleaving spurs, and intermodule synchronization errors. Run self-calibration after the specified warm-up time has elapsed and any time the module is power cycled or the PC or controller is restarted or wakes from sleep or hibernation modes. Refer to the *NI High-Speed Digitizers Help* at ni.com/manuals for more information on when to self-calibrate the device.

Calibration Specifications

| | |
|-----------------------------------|------------|
| Interval for external calibration | 2 years |
| Warm-up time ²³ | 15 minutes |

Software

Driver Software

Driver support for this device was first available in NI-SCOPE 18.6.

NI-SCOPE is an IVI-compliant driver that allows you to configure, control, and calibrate the PXIe-5111. NI-SCOPE provides application programming interfaces for many development environments.

Application Software

NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindows™/CVI™
- Measurement Studio
- Microsoft Visual C/C++
- .NET (C# and VB.NET)

Interactive Soft Front Panel and Configuration

When you install NI-SCOPE on a 64-bit system, you can use InstrumentStudio to monitor, control, and record measurements from the PXIe-5111.

InstrumentStudio is an application that allows you to perform interactive measurements on several different NI device types in a single application.

Interactive control of the PXIe-5111 was first available via InstrumentStudio in NI-SCOPE 18.6. InstrumentStudio is included on the NI-SCOPE media.

NI Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the PXIe-5111. MAX is included on the driver media.

²³ Warm-up time begins after the chassis and either the controller or PC is powered and NI-SCOPE is loaded.

Synchronization

Channel-to-channel skew, between the channels of a PXIe-5111

| | |
|--------------|--------|
| 50 Ω | <60 ps |
| 1 M Ω | <60 ps |

Synchronization with the NI-TCIk API²⁴

NI-TCIk is an API that enables system synchronization of supported PXI modules in one or more PXI chassis, which you can use with the PXIe-5111 and NI-SCOPE.

NI-TCIk uses a shared Reference Clock and triggers to align the Sample Clocks of PXI modules and synchronize the distribution and reception of triggers. These signals are routed through the PXI chassis backplane without external cable connections between PXI modules in the same chassis.

Module-to-module skew, between PXIe-5111 modules using NI-TCIk²⁵

| | |
|---|--------|
| NI-TCIk synchronization without manual adjustment ²⁶ | |
| Skew, peak-to-peak ²⁷ | 200 ps |
| Jitter, peak-to-peak ²⁸ | 120 ps |
| NI-TCIk synchronization with manual adjustment ²⁶ | |
| Skew, average ²⁷ | 10 ps |
| Jitter, peak-to-peak ²⁸ | 8 ps |

²⁴ NI-TCIk installs with NI-SCOPE.

²⁵ Although you can use NI-TCIk to synchronize non-identical modules, these specifications apply only to synchronizing identical modules. Specifications are valid under the following conditions:

- All modules installed in the same PXI Express chassis
- NI-TCIk used to align the sample clocks of each module
- All parameters set to identical values for each module
- Self-calibration completed
- Ambient temperature within ± 1 °C of self-calibration

For other configurations, including multi-chassis systems, contact NI Technical Support at ni.com/support.

²⁶ Manual adjustment is the process of minimizing synchronization jitter and skew by adjusting Trigger Clock (TCIk) signals using the instrument driver.

²⁷ *Skew* is the misalignment between module timing across slots of a chassis and is caused by clock and analog path delay differences.

²⁸ *Jitter* is the variation in module alignment that can be expected with each call to NI-TCIk Synchronize.

Sample Clock delay/adjustment resolution <1 ps

Related Information

[NI-TClk Overview](#)

For more information on manual adjustment, refer to [NI-TClk Manual Calibration on NI-SCOPE Devices](#).

Power

Current draw

| | |
|-----------|--------|
| +3.3 V DC | 1.82 A |
| +12 V DC | 1.16 A |

Power draw

| | |
|-----------|------|
| +3.3 V DC | 6 W |
| +12 V DC | 14 W |
| Total | 20 W |

Total maximum power allowed 30 W

Physical

Dimensions 3U, one-slot, PXI Express/CompactPCI Express module
2.0 cm × 13.0 cm × 21.6 cm
(0.8 in × 5.1 in × 8.5 in)

Weight 380 g (13.4 oz)

Bus Interface

Form factor Gen 1 x4 module

Slot compatibility PXI Express or hybrid

Environmental Characteristics

Temperature and Humidity

Temperature

| | |
|-----------|-----------------|
| Operating | 0 °C to 55 °C |
| Storage | -40 °C to 71 °C |

Humidity

| | |
|------------------|--|
| Operating | 10% to 90%, noncondensing |
| Storage | 5% to 95%, noncondensing |
| Pollution Degree | 2 |
| Maximum altitude | 4,600 m (at 25 °C ambient temperature) |

Shock and Vibration

Random vibration

| | |
|-----------------|------------------------------|
| Operating | 5 Hz to 500 Hz, 0.3 g RMS |
| Non-operating | 5 Hz to 500 Hz, 2.4 g RMS |
| Operating shock | 30 g, half-sine, 11 ms pulse |

Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Information is subject to change without notice. Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help»Patents** in your software, the `patents.txt` file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the `readme` file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.